EV07 9331953

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE	# 13/11)
Application Serial No	7/17/2
Application Serial Mo	75,501''
Filing Date /	, 2001 (Sura
Inventor	if et al.
Assignee 🖳	gy, Inc.
Assignee Micron Technolog Group Art Unit DEMARKS Examiner	2815
Examiner Examin	E. Ortiz
Attorney's Docket No	2-1741
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnec	ts, and
Wordline Transistor Gate and Conductive Interconnect Structures	

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether the submitted references are prior art. A copy of the references is attached.

The materials cited are presented to assist in and expedite examination of this application. The present invention is considered to be patentable over the cited materials. Expeditious examination and allowance of this application as a patent are therefore urged in order that the public may benefit from the disclosure and commercialization of the invention.

Respectfully Submitted:

Dated: 7-8-02

D. Brent Kenady Reg. No. 40,045